

CLAIMS

What is claimed is:

- 1    1.    An apparatus comprising:  
2            an oscillator with an output signal dependant upon a random source;  
3            a sampling device to sample the output signal from the oscillator to obtain a  
4            sampled oscillator output; and  
5            a fixed frequency clock driven linear feedback shift register (LFSR)  
6            communicatively coupled to the sampling device via a digital gate to receive the  
7            sampled oscillator output, and to provide a random number at an output of the  
8            LFSR.
- 1    2.    An apparatus as in claim 1, further comprising:  
2            a processor communicatively coupled to the LFSR to read the random number,  
3            and to insert the random number into an algorithm to obtain a robust random number.
- 1    3.    An apparatus as in claim 1, wherein the oscillator comprises at least two  
2            inverters.
- 1    4.    An apparatus as in claim 1, wherein the sampling device comprises a flip-flop.
- 1    5.    An apparatus as in claim 1 wherein the digital gate coupling the LSFR to the  
2            sampling devise comprises an exclusive-OR gate.
- 1    6.    An apparatus as in claim 2, wherein the algorithm is a SHA-1 algorithm.

- 1 7. An apparatus as in claim 2, further comprising the processor to duplicate the  
2 random number at least once, the processor to concatenate the duplicated random  
3 numbers prior to inserting the concatenated duplicated random number into the  
4 algorithm, wherein subsequent robust random number calculations do not require  
5 initialization of any variables.
- 1 8. An apparatus as in claim 1, wherein the random source comprises at least one of  
2 shot noise, and switching noise from electrical components within the apparatus.
- 1 9. An apparatus as in claim 1, wherein the fixed frequency clock driven LFSR is  
2 coupled to the sampling device and to the output of the LFSR via the digital gate.
- 1 10. An apparatus as in claim 1, wherein the apparatus is implemented on an  
2 integrated circuit chip.
- 1 11. A method comprising:  
2 generating random binary bits;  
3 sampling and latching the generated random binary bits; and  
4 inserting the generated random binary bits into a fixed frequency clock driven  
5 linear feedback shift register (LFSR) via a digital gate to generate a random number.
- 1 12. A method as in claim 11, further comprising  
2 duplicating the generated random number at least once;  
3 concatenating the duplicated random numbers; and



- 1 18. An apparatus as in claim 15, wherein each sampling device in the plurality of  
2 sampling devices comprises a flip-flop.
- 1 19. An apparatus as in claim 15, wherein the LFSR receives the sampled binary  
2 output signal from the first sampling device and the second sampled device via a first  
3 exclusive OR gate and a second exclusive OR gate.
- 1 20. An apparatus as in claim 16, wherein the algorithm is a SHA-1 algorithm.
- 1 21. An apparatus as in claim 16, further comprising the processor to duplicate the  
2 random number at least once, the processor to concatenate the duplicated random  
3 numbers prior to inserting the concatenated duplicated random numbers into the  
4 algorithm.
- 1 22. An apparatus as in claim 15 wherein each random oscillator responds to at least  
2 one of shot noise and switching noise to generate a random frequency binary output  
3 signal.
- 1 23. A method for generating a robust random number using a mixing function  
2 comprising:  
3 reading a seed from an entropy generator;  
4 modifying the seed;  
5 inserting the modified seed into the mixing function;  
6 initializing a set of input variable used in the mixing function;  
7 generating a robust random number using the mixing function; and

1     28.     A apparatus as in claim 27, wherein the modified seed comprises:  
2     the processor to duplicate a portion of the seed at least once;  
3     the processor to concatenate the duplicated portions; and  
4     the processor to pad the concatenated duplicated portions with a binary string to obtain  
5     a 512-bit modified seed.

1 29. The apparatus as in claim 27 wherein the mixing function is the SHA-1  
2 algorithm.

1 30. The apparatus as in claim 27, wherein the seed comprises 128 bits.